Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README.md

This commit is contained in:
Dolu1990 2018-01-28 13:04:59 +01:00 committed by GitHub
parent a98a0f72a6
commit 3f9c8edc4c
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -91,7 +91,7 @@ VexRiscv full with MMU (RV32IM, 1.17 DMIPS/Mhz with cache trashing, 4KB-I$, 4KB-
Cyclone II -> 94 Mhz 3,187 LUT 2,281 FF Cyclone II -> 94 Mhz 3,187 LUT 2,281 FF
``` ```
There is the a summary of the configuration which produce 1.29 DMIPS : There is a summary of the configuration which produce 1.29 DMIPS :
- 5 stage : F -> D -> E -> M -> WB - 5 stage : F -> D -> E -> M -> WB
- single cycle ADD/SUB/Bitwise/Shift ALU - single cycle ADD/SUB/Bitwise/Shift ALU