Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

readme update TOC

This commit is contained in:
Charles Papon 2017-07-17 14:22:13 +02:00
parent 99c3397243
commit 431750cac3
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
README.md
View File

@ -9,7 +9,8 @@
- [Using eclipse to run the software and debug it](#using-eclipse-to-run-the-software-and-debug-it) - [Using eclipse to run the software and debug it](#using-eclipse-to-run-the-software-and-debug-it)
- [Briey SoC](#briey-soc) - [Briey SoC](#briey-soc)
- [Build the RISC-V GCC](#build-the-risc-v-gcc) - [Build the RISC-V GCC](#build-the-risc-v-gcc)
- [Cpu plugin structure](#cpu-plugin-structure) - [CPU parametrization and instantiation example](#cpu-parametrization-and-instantiation-example)
- [Add a custom instruction to the CPU via the plugin system](#add-a-custom-instruction-to-the-cpu-via-the-plugin-system)
## Description ## Description
@ -268,9 +269,9 @@ val cpu = new VexRiscv(
) )
``` ```
## CPU plugin example ## Add a custom instruction to the CPU via the plugin system
There is an example of an simple plugin which add an simple SIMD add : There is an example of an simple plugin which add an simple SIMD_ADD instruction :
```scala ```scala
import spinal.core._ import spinal.core._