Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updates two missed issues with nativeJtag documentation from previous commit.

This commit is contained in:
Frank Poppen 2021-05-06 08:49:11 +02:00
parent ac1a6715d7
commit 47110a97a3
2 changed files with 0 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
doc/nativeJtag/README.md
View File

@ -1,12 +1,3 @@
# AcceleoIssueWithInvalids
https://www.eclipse.org/forums/index.php/t/1091946/
# DELETE THIS AFTER
# Implementing VexRiscv Based Murax SoC on Arty A7 Artix-7 PCB from Digilent and Enabling JTAG Connection through Xilinx’s BSCANE2 Debug IP
**By**<br>

0
doc/nativeJtag/Readme.pdf → doc/nativeJtag/README.pdf
View File