Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update Bmb bridges

This commit is contained in:
Charles Papon 2019-05-20 14:14:42 +02:00
parent 0301ced000
commit 49b4b61a1a
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/plugin/DBusSimplePlugin.scala
View File

@ -85,8 +85,7 @@ object DBusSimpleBus{
contextWidth = 1, contextWidth = 1,
canRead = true, canRead = true,
canWrite = true, canWrite = true,
allowUnalignedWordBurst = false, alignment = BmbParameter.BurstAlignement.LENGTH,
allowUnalignedByteBurst = false,
maximumPendingTransactionPerId = Int.MaxValue maximumPendingTransactionPerId = Int.MaxValue
) )
} }

3
src/main/scala/vexriscv/plugin/IBusSimplePlugin.scala
View File

@ -82,8 +82,7 @@ object IBusSimpleBus{
contextWidth = 0, contextWidth = 0,
canRead = true, canRead = true,
canWrite = false, canWrite = false,
allowUnalignedWordBurst = false, alignment = BmbParameter.BurstAlignement.LENGTH,
allowUnalignedByteBurst = false,
maximumPendingTransactionPerId = if(plugin != null) plugin.pendingMax else Int.MaxValue maximumPendingTransactionPerId = if(plugin != null) plugin.pendingMax else Int.MaxValue
) )
} }

2
src/test/cpp/regression/makefile
View File

@ -110,8 +110,10 @@ ifneq ($(shell grep timerInterrupt ../../../../VexRiscv.v -w),)
endif endif
ifneq ($(shell grep externalInterrupt ../../../../VexRiscv.v -w),) ifneq ($(shell grep externalInterrupt ../../../../VexRiscv.v -w),)
ifneq ($(EXTERNAL_INTERRUPT),no)
ADDCFLAGS += -CFLAGS -DEXTERNAL_INTERRUPT ADDCFLAGS += -CFLAGS -DEXTERNAL_INTERRUPT
endif endif
endif
ifneq ($(RUN_HEX),no) ifneq ($(RUN_HEX),no)
ADDCFLAGS += -CFLAGS -DRUN_HEX='\"$(RUN_HEX)\"' ADDCFLAGS += -CFLAGS -DRUN_HEX='\"$(RUN_HEX)\"'