Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fix regression

Browse source
This commit is contained in:
Dolu1990 2020-04-28 14:38:27 +02:00
parent 3ba509931c
commit 4a49b23636
2 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View file

@ -479,6 +479,7 @@ object VexRiscvSmpClusterTest extends App{
// BmbDecoderOutOfOrder arbitration // BmbDecoderOutOfOrder arbitration
// DataCache to bmb invalidation that are more than single line // DataCache to bmb invalidation that are more than single line
// update fence w to w // update fence w to w
// DBusCachedPlugin dBusAccess execute.isValid := True is induce a longe combinatorial path to check conditions, D$ execute valid => execute haltIt
object VexRiscvSmpClusterOpenSbi extends App{ object VexRiscvSmpClusterOpenSbi extends App{
import spinal.core.sim._ import spinal.core.sim._

2
src/test/cpp/regression/main.cpp
View file

@ -2364,9 +2364,11 @@ public:
virtual void onReset(){ virtual void onReset(){
top->dBus_cmd_ready = 1; top->dBus_cmd_ready = 1;
top->dBus_rsp_valid = 0; top->dBus_rsp_valid = 0;
#ifdef DBUS_INVALIDATE
top->dBus_inv_valid = 0; top->dBus_inv_valid = 0;
top->dBus_ack_ready = 0; top->dBus_ack_ready = 0;
top->dBus_sync_valid = 0; top->dBus_sync_valid = 0;
#endif
} }
virtual void preCycle(){ virtual void preCycle(){