Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix xtval when no exception and read_only

This commit is contained in:
Charles Papon 2020-01-06 20:07:23 +01:00
parent 2a06907902
commit 4c7025b964
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View File

@ -866,6 +866,10 @@ class CsrPlugin(val config: CsrPluginConfig) extends Plugin[VexRiscv] with Excep
} }
} }
if(exceptionPortCtrl == null){
if(mbadaddrAccess == CsrAccess.READ_ONLY) mtval := 0
if(sbadaddrAccess == CsrAccess.READ_ONLY) stval := 0
}
lastStage plug new Area{ lastStage plug new Area{
import lastStage._ import lastStage._