Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

IcestormFlow add ultraplus support

This commit is contained in:
Dolu1990 2018-05-14 20:18:53 +02:00
parent 558af595a1
commit 4e7152ae5a
1 changed files with 28 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
src/main/scala/spinal/lib/eda/icestorm/IcestormFlow.scala
View File

@ -50,7 +50,7 @@ object IcestormFlow {
workspacePathFile.mkdir() workspacePathFile.mkdir()
FileUtils.copyFileToDirectory(new File(toplevelPath), workspacePathFile) FileUtils.copyFileToDirectory(new File(toplevelPath), workspacePathFile)
doCmd(List("yosys", "-v3", "-p", s"synth_ice40 -top $projectName -blif ${projectName}.blif", s"$projectName.v" ), workspacePath) doCmd(List("yosys", "-v3", "-p", s"synth_ice40 -top $projectName -blif ${projectName}.blif", s"$projectName.v" ), workspacePath)
val arachne = doCmd(List("arachne-pnr", "-d", device.replace("hx",""), "--max-passes", "600", "-P", pack, s"$projectName.blif" ,"-o", s"$projectName.asc"), workspacePath) val arachne = doCmd(List("arachne-pnr", "-d", device.replace("hx","").replace("up",""), "--max-passes", "600", "-P", pack, s"$projectName.blif" ,"-o", s"$projectName.asc"), workspacePath)
doCmd(List("icepack", s"$projectName.asc", s"$projectName.bin"), workspacePath) doCmd(List("icepack", s"$projectName.asc", s"$projectName.bin"), workspacePath)
val icetime = doCmd(List("icetime", "-tmd", device, s"${projectName}.asc"), workspacePath) val icetime = doCmd(List("icetime", "-tmd", device, s"${projectName}.asc"), workspacePath)
new Report{ new Report{
@ -138,13 +138,24 @@ object IcestormFlow {
} }
def main(args: Array[String]) { def main(args: Array[String]) {
// SpinalVerilog(StreamFifo(Bits(8 bits), 64))
// val report = IcestormFlow(
// workspacePath="/home/spinalvm/tmp",
// toplevelPath="StreamFifo.v",
// family="iCE40",
// device="hx8k",
// pack = "ct256"
// )
// println(report.getArea())
// println(report.getFMax())
// }
SpinalVerilog(StreamFifo(Bits(8 bits), 64)) SpinalVerilog(StreamFifo(Bits(8 bits), 64))
val report = IcestormFlow( val report = IcestormFlow(
workspacePath="/home/spinalvm/tmp", workspacePath="/home/spinalvm/tmp",
toplevelPath="VexRiscv.v", toplevelPath="StreamFifo.v",
family="iCE40", family="iCE40",
device="hx8k", device="up5k",
pack = "ct256" pack = "sg48"
) )
println(report.getArea()) println(report.getArea())
println(report.getFMax()) println(report.getFMax())
@ -166,6 +177,19 @@ object IcestormStdTargets {
) )
} }
} }
targets += new Target {
override def getFamilyName(): String = "iCE40Ultra"
override def synthesise(rtl: Rtl, workspace: String): Report = {
IcestormFlow(
workspacePath=workspace,
toplevelPath=rtl.getRtlPath(),
family=getFamilyName(),
device="up5k",
pack = "sg48"
)
}
}
targets targets
} }
} }