Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

GenCustomInterrupt demo now enabled vectored interrupt

Browse source
This commit is contained in:
Charles Papon 2019-11-07 19:55:26 +01:00
parent bb405e705b
commit 4fe7fa56c7
1 changed files with 6 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/main/scala/vexriscv/demo/GenCustomInterrupt.scala
View file

@ -19,6 +19,12 @@ object GenCustomInterrupt extends App{
interruptName = "rawrrr",
code = 24
),
new CsrPlugin(
CsrPluginConfig.smallest.copy(
xtvecModeGen = true,
mtvecAccess = CsrAccess.WRITE_ONLY
)
),
new IBusSimplePlugin(
resetVector = 0x80000000l,
cmdForkOnSecondStage = false,
@ -31,7 +37,6 @@ object GenCustomInterrupt extends App{
catchAddressMisaligned = false,
catchAccessFault = false
),
new CsrPlugin(CsrPluginConfig.smallest),
new DecoderSimplePlugin(
catchIllegalInstruction = false
),