Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

MulDivPlugin now give names to div stages

This commit is contained in:
Charles Papon 2020-03-04 19:58:50 +01:00
parent ef5398ce21
commit 505d0b700a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/plugin/MulDivIterativePlugin.scala
View File

@ -108,7 +108,7 @@ class MulDivIterativePlugin(genMul : Boolean = true,
val div = ifGen(genDiv) (new Area{ val div = ifGen(genDiv) (new Area{
assert(isPow2(divUnrollFactor)) assert(isPow2(divUnrollFactor))
def area = this
//register allocation //register allocation
def numerator = rs1(31 downto 0) def numerator = rs1(31 downto 0)
def denominator = rs2 def denominator = rs2
@ -130,13 +130,13 @@ class MulDivIterativePlugin(genMul : Boolean = true,
numerator := inNumerator numerator := inNumerator
remainder := inRemainder remainder := inRemainder
} }
case _ => { case _ => new Area {
val remainderShifted = (inRemainder ## inNumerator.msb).asUInt val remainderShifted = (inRemainder ## inNumerator.msb).asUInt
val remainderMinusDenominator = remainderShifted - denominator val remainderMinusDenominator = remainderShifted - denominator
val outRemainder = !remainderMinusDenominator.msb ? remainderMinusDenominator.resize(32 bits) | remainderShifted.resize(32 bits) val outRemainder = !remainderMinusDenominator.msb ? remainderMinusDenominator.resize(32 bits) | remainderShifted.resize(32 bits)
val outNumerator = (inNumerator ## !remainderMinusDenominator.msb).asUInt.resize(32 bits) val outNumerator = (inNumerator ## !remainderMinusDenominator.msb).asUInt.resize(32 bits)
stages(outNumerator, outRemainder, stage - 1) stages(outNumerator, outRemainder, stage - 1)
} }.setCompositeName(area, "stage_" + (divUnrollFactor-stage))
} }
stages(numerator, remainder, divUnrollFactor) stages(numerator, remainder, divUnrollFactor)