Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Better VexRiscvSmpCluster config

This commit is contained in:
Dolu1990 2020-07-08 01:36:40 +02:00
parent 51070d0e69
commit 60ee7e2b4c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -128,7 +128,7 @@ object VexRiscvSmpClusterGen {
historyRamSizeLog2 = 9,
relaxPredictorAddress = true,
injectorStage = false,
relaxedPcCalculation = true,
relaxedPcCalculation = false,
config = InstructionCacheConfig(
cacheSize = 4096*2,
bytePerLine = 64,
@ -191,7 +191,7 @@ object VexRiscvSmpClusterGen {
new SrcPlugin(
separatedAddSub = false
),
new FullBarrelShifterPlugin(earlyInjection = false),
new FullBarrelShifterPlugin(earlyInjection = true),
// new LightShifterPlugin,
new HazardSimplePlugin(
bypassExecute = true,