mirror of
https://github.com/SpinalHDL/VexRiscv.git
synced 2025-01-03 03:43:39 -05:00
Fix privileged debug trigger decode break logic
This commit is contained in:
parent
95c656ceef
commit
662943522f
1 changed files with 1 additions and 0 deletions
|
@ -829,6 +829,7 @@ class CsrPlugin(val config: CsrPluginConfig) extends Plugin[VexRiscv] with Excep
|
|||
when(enabled) {
|
||||
decode.arbitration.haltByOther := True
|
||||
when(timeout.state) {
|
||||
decode.arbitration.flushIt := True
|
||||
dpc := decode.input(PC)
|
||||
running := False
|
||||
dcsr.cause := 2
|
||||
|
|
Loading…
Reference in a new issue