Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Smp config now initialise regfile using logic

This commit is contained in:
Dolu1990 2020-07-28 16:15:17 +02:00
parent cc423cbe49
commit 69d5ba239a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -202,8 +202,8 @@ object VexRiscvSmpClusterGen {
), ),
new RegFilePlugin( new RegFilePlugin(
regFileReadyKind = plugin.ASYNC, regFileReadyKind = plugin.ASYNC,
zeroBoot = true, zeroBoot = false,
x0Init = false x0Init = true
), ),
new IntAluPlugin, new IntAluPlugin,
new SrcPlugin( new SrcPlugin(
@ -630,4 +630,4 @@ object VexRiscvSmpClusterGen {
// } // }
// } // }
// } // }
//} //}