Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Flush MMU line with exception on context switching instead than on cmd fire

This commit is contained in:
Charles Papon 2019-04-10 15:42:39 +02:00
parent 926b74a203
commit 6b22594961
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/plugin/MmuPlugin.scala
View File

@ -137,11 +137,11 @@ class MmuPlugin(ioRange : UInt => Bool,
} }
port.bus.rsp.isIoAccess := ioRange(port.bus.rsp.physicalAddress) port.bus.rsp.isIoAccess := ioRange(port.bus.rsp.physicalAddress)
// Avoid keeping any invalid line in the cache more than one memory translation. // Avoid keeping any invalid line in the cache after an exception.
// https://github.com/riscv/riscv-linux/blob/8fe28cb58bcb235034b64cbbb7550a8a43fd88be/arch/riscv/include/asm/pgtable.h#L276 // https://github.com/riscv/riscv-linux/blob/8fe28cb58bcb235034b64cbbb7550a8a43fd88be/arch/riscv/include/asm/pgtable.h#L276
when(port.bus.cmd.isValid && port.bus.end) { when(service(classOf[IContextSwitching]).isContextSwitching) {
for (line <- cache) { for (line <- cache) {
when(line.valid && line.exception) { when(line.exception) {
line.valid := False line.valid := False
} }
} }