Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

d$ toBmb increase aggregation timer

This commit is contained in:
Dolu1990 2023-04-13 16:52:20 +02:00
parent 051080e060
commit 7649157946
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/ip/DataCache.scala
View File

@ -400,7 +400,7 @@ case class DataCacheMemBus(p : DataCacheConfig) extends Bundle with IMasterSlave
def toBmb(syncPendingMax : Int = 32, def toBmb(syncPendingMax : Int = 32,
timeoutCycles : Int = 16) : Bmb = new Area{ timeoutCycles : Int = 32) : Bmb = new Area{
setCompositeName(DataCacheMemBus.this, "Bridge", true) setCompositeName(DataCacheMemBus.this, "Bridge", true)
val pipelinedMemoryBusConfig = p.getBmbParameter() val pipelinedMemoryBusConfig = p.getBmbParameter()
val bus = Bmb(pipelinedMemoryBusConfig).setCompositeName(this,"toBmb", true) val bus = Bmb(pipelinedMemoryBusConfig).setCompositeName(this,"toBmb", true)