Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #34 from mithro/master 

More README fixes
This commit is contained in:
Dolu1990 2018-07-21 18:38:57 +02:00 committed by GitHub
parent 50f6836100 373a3fcb90
commit 7ab04a128d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 85 additions and 82 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
README.md
View File

@ -308,11 +308,14 @@ To generate the Murax SoC Hardware :
# To generate the SoC without any content in the ram # To generate the SoC without any content in the ram
sbt "run-main vexriscv.demo.Murax" sbt "run-main vexriscv.demo.Murax"
# To generate the SoC with a demo program in the SoC # To generate the SoC with a demo program already in ram
# Will blink led and echo UART RX to UART TX (in the verilator sim, type some text and press enter to send UART frames to the Murax RX pin)
sbt "run-main vexriscv.demo.MuraxWithRamInit" sbt "run-main vexriscv.demo.MuraxWithRamInit"
``` ```
The demo program included by default with `MuraxWithRamInit` will blink the
LEDs and echo characters received on the UART back to the user. To see this
when running the Verilator sim, type some text and press enter.
Then go in src/test/cpp/murax and run the simulation with : Then go in src/test/cpp/murax and run the simulation with :
```sh ```sh