Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

SmpCluster now use i$ line of 64 bytes

This commit is contained in:
Dolu1990 2020-04-29 14:03:00 +02:00
parent 9e9d28bfa6
commit 7c50fa6d55
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -145,7 +145,7 @@ object VexRiscvSmpClusterGen {
relaxedPcCalculation = true, relaxedPcCalculation = true,
config = InstructionCacheConfig( config = InstructionCacheConfig(
cacheSize = 4096*1, cacheSize = 4096*1,
bytePerLine = 32, bytePerLine = 64,
wayCount = 1, wayCount = 1,
addressWidth = 32, addressWidth = 32,
cpuDataWidth = 32, cpuDataWidth = 32,

3
src/main/scala/vexriscv/demo/smp/VexRiscvSmpLitexCluster.scala
View File

@ -148,8 +148,9 @@ case class VexRiscvLitexSmpCluster(p : VexRiscvLitexSmpClusterParameter,
iBusDecoder.io.input << iBusArbiter.io.output iBusDecoder.io.input << iBusArbiter.io.output
io.iMem.fromBmb(iBusDecoder.io.outputs(1)) io.iMem.fromBmb(iBusDecoder.io.outputs(1))
val peripheralAccessLength = Math.max(iBusDecoder.io.outputs(0).p.lengthWidth, dBusDecoder.io.outputs(0).p.lengthWidth)
val peripheralArbiter = BmbArbiter( val peripheralArbiter = BmbArbiter(
p = dBusDecoder.io.outputs(0).p.copy(sourceWidth = dBusDecoder.io.outputs(0).p.sourceWidth + 1), p = dBusDecoder.io.outputs(0).p.copy(sourceWidth = dBusDecoder.io.outputs(0).p.sourceWidth + 1, lengthWidth = peripheralAccessLength),
portCount = 2, portCount = 2,
lowerFirstPriority = true lowerFirstPriority = true
) )