Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

spinal.core.internals literals import

Browse source
This commit is contained in:
Dolu1990 2017-11-10 13:14:30 +01:00
parent 3060296b94
commit 838c13d68b
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/DecoderSimplePlugin.scala
View file

@ -2,6 +2,7 @@ package vexriscv.plugin
import vexriscv._
import spinal.core._
import spinal.core.internals.Literal
import spinal.lib._
import scala.collection.mutable