Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Readme fix typo

This commit is contained in:
Charles Papon 2017-08-11 13:49:27 +02:00
parent 2c6889e688
commit 85fa3776d3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -273,7 +273,7 @@ src/openocd -f tcl/interface/jtag_tcp.cfg -c "set MURAX_CPU0_YAML /home/spinalvm
You can find multiples software examples and demo there : https://github.com/SpinalHDL/VexRiscvSocSoftware/tree/master/projects/murax You can find multiples software examples and demo there : https://github.com/SpinalHDL/VexRiscvSocSoftware/tree/master/projects/murax
There is some measurements of Murax SoC timings and area for the 0.37 DMIPS/Mhz SoC version : There is some measurements of Murax SoC timings and area :
``` ```
Murax interlocked stages (0.37 DMIPS/Mhz) -> Murax interlocked stages (0.37 DMIPS/Mhz) ->