Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRIscvSmpCluster add options

This commit is contained in:
Dolu1990 2021-02-16 14:42:31 +01:00
parent 1752b9e6d6
commit 8b2a2afb6f
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -159,6 +159,7 @@ object VexRiscvSmpClusterGen {
iCacheWays : Int = 2,
dCacheWays : Int = 2,
iBusRelax : Boolean = false,
injectorStage : Boolean = false,
earlyBranch : Boolean = false,
dBusCmdMasterPipe : Boolean = false,
withMmu : Boolean = true,
@ -181,7 +182,7 @@ object VexRiscvSmpClusterGen {
prediction = vexriscv.plugin.NONE,
historyRamSizeLog2 = 9,
relaxPredictorAddress = true,
injectorStage = false,
injectorStage = injectorStage,
relaxedPcCalculation = iBusRelax,
config = InstructionCacheConfig(
cacheSize = iCacheSize,