Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRiscvSmpCluster fullCsr improvement

This commit is contained in:
Dolu1990 2023-03-23 08:53:41 +01:00
parent b01490b5f3
commit 8c5071ce42
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -208,7 +208,11 @@ object VexRiscvSmpClusterGen {
if(csrFull){ if(csrFull){
c = c.copy( c = c.copy(
mcauseAccess = CsrAccess.READ_WRITE, mcauseAccess = CsrAccess.READ_WRITE,
mbadaddrAccess = CsrAccess.READ_WRITE mbadaddrAccess = CsrAccess.READ_WRITE,
ucycleAccess = CsrAccess.READ_ONLY,
uinstretAccess = CsrAccess.READ_ONLY,
mcycleAccess = CsrAccess.READ_WRITE,
minstretAccess = CsrAccess.READ_WRITE
) )
} }
c c