Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

SpinalHDL version++

Browse source
This commit is contained in:
Dolu1990 2021-07-11 21:55:13 +02:00
parent 9bc7dce857
commit 91b3e79485
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
build.sbt
View file

@ -1,4 +1,4 @@
val spinalVersion = "1.5.1"
val spinalVersion = "1.6.1"
lazy val root = (project in file(".")).
settings(