Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

DataCache increase syncPendingMax to 32 and use a sync queue instead of async one

This commit is contained in:
Dolu1990 2021-01-01 23:59:00 +01:00
parent 780ad01ac0
commit 930bdf9dda
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/vexriscv/ip/DataCache.scala
View File

@ -369,7 +369,7 @@ case class DataCacheMemBus(p : DataCacheConfig) extends Bundle with IMasterSlave
}
def toBmb(syncPendingMax : Int = 16,
def toBmb(syncPendingMax : Int = 32,
timeoutCycles : Int = 16) : Bmb = new Area{
setCompositeName(DataCacheMemBus.this, "Bridge", true)
val pipelinedMemoryBusConfig = p.getBmbParameter()
@ -489,7 +489,7 @@ case class DataCacheMemBus(p : DataCacheConfig) extends Bundle with IMasterSlave
cmdCtx.payload := aggregationCounter
halt setWhen(!cmdCtx.ready)
val syncCtx = cmdCtx.queueLowLatency(syncPendingMax, latency = 1)
val syncCtx = cmdCtx.queue(syncPendingMax)
syncCtx.ready := bus.sync.fire
sync.arbitrationFrom(bus.sync)