Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix dhrystone referance log

This commit is contained in:
Dolu1990 2018-01-28 16:32:58 +01:00
parent 3f9c8edc4c
commit 93da5d29bc
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/cpp/regression/dhrystoneO3.logRef
View File

@ -22,7 +22,7 @@ Arr_1_Glob[8]: 7
Arr_2_Glob[8][7]: 210
should be: Number_Of_Runs + 10
Ptr_Glob->
Ptr_Comp: 1073810920
Ptr_Comp: 92416
should be: (implementation-dependent)
Discr: 0
should be: 0
@ -33,7 +33,7 @@ Ptr_Glob->
Str_Comp: DHRYSTONE PROGRAM, SOME STRING
should be: DHRYSTONE PROGRAM, SOME STRING
Next_Ptr_Glob->
Ptr_Comp: 1073810920
Ptr_Comp: 92416
should be: (implementation-dependent), same as above
Discr: 0
should be: 0

4
src/test/cpp/regression/dhrystoneO3M.logRef
View File

@ -22,7 +22,7 @@ Arr_1_Glob[8]: 7
Arr_2_Glob[8][7]: 210
should be: Number_Of_Runs + 10
Ptr_Glob->
Ptr_Comp: 1073807824
Ptr_Comp: 89136
should be: (implementation-dependent)
Discr: 0
should be: 0
@ -33,7 +33,7 @@ Ptr_Glob->
Str_Comp: DHRYSTONE PROGRAM, SOME STRING
should be: DHRYSTONE PROGRAM, SOME STRING
Next_Ptr_Glob->
Ptr_Comp: 1073807824
Ptr_Comp: 89136
should be: (implementation-dependent), same as above
Discr: 0
should be: 0