Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

readme now document FPU / openocd limitations

This commit is contained in:
Dolu1990 2022-04-27 16:12:56 +02:00 committed by GitHub
parent 5fe1fb07d4
commit 9772e6775d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
README.md
View File

@ -750,6 +750,12 @@ Fpu 64/32 bits ->
Artix 7 FMax -> 165 Mhz 3728 LUT 3175 FF Artix 7 FMax -> 165 Mhz 3728 LUT 3175 FF
``` ```
Note that if you want to debug FPU code via the openocd_riscv.vexriscv target, you need to use the GDB from :
https://static.dev.sifive.com/dev-tools/riscv64-unknown-elf-gcc-20171231-x86_64-linux-centos6.tar.gz
More recent versions of gdb will not detect the FPU. Also, the openocd_riscv.vexriscv can't read CSR/FPU registers, so to have visibility on the floating points values, you need to compile your code in -O0, which will force values to be stored in memory (and so, be visible)
### Plugins ### Plugins
This chapter describes the currently implemented plugins. This chapter describes the currently implemented plugins.