Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix typo

This commit is contained in:
Dolu1990 2020-06-04 10:11:30 +02:00
parent 89c13bedbd
commit 97c2dc270c
1 changed files with 96 additions and 95 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
src/main/scala/vexriscv/demo/smp/VexRiscvSmpLitexMpCluster.scala
View File

@ -248,22 +248,23 @@ object VexRiscvLitexSmpMpClusterOpenSbi extends App{
// printf("\n** uptime **") // printf("\n** uptime **")
// } // }
// } // }
dut.clockDomain.onFallingEdges{ dut.clockDomain.onFallingEdges {
if(dut.io.peripheral.CYC.toBoolean){ if (dut.io.peripheral.CYC.toBoolean) {
(dut.io.peripheral.ADR.toLong << 2) match { (dut.io.peripheral.ADR.toLong << 2) match {
case 0xF0000000l => print(dut.io.peripheral.DAT_MOSI.toLong.toChar) case 0xF0000000l => print(dut.io.peripheral.DAT_MOSI.toLong.toChar)
case 0xF0000004l => dut.io.peripheral.DAT_MISO #= (if(System.in.available() != 0) System.in.read() else 0xFFFFFFFFl) case 0xF0000004l => dut.io.peripheral.DAT_MISO #= (if (System.in.available() != 0) System.in.read() else 0xFFFFFFFFl)
// case 0xF0000004l => { // case 0xF0000004l => {
// val c = if(stdin.nonEmpty) { // val c = if(stdin.nonEmpty) {
// stdin.dequeue().toInt & 0xFF // stdin.dequeue().toInt & 0xFF
// } else { // } else {
// 0xFFFFFFFFl // 0xFFFFFFFFl
// } // }
// dut.io.peripheral.DAT_MISO #= c // dut.io.peripheral.DAT_MISO #= c
// } // }
// case _ => // case _ =>
// } // }
// println(f"${dut.io.peripheral.ADR.toLong}%x") // println(f"${dut.io.peripheral.ADR.toLong}%x")
}
} }
} }
@ -287,4 +288,4 @@ object VexRiscvLitexSmpMpClusterOpenSbi extends App{
} }
} }
} }
} }