Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CfuPlugin improve writeback buffering

This commit is contained in:
Dolu1990 2020-12-03 16:21:52 +01:00
parent 45ff78d068
commit 9a6931a54c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/CfuPlugin.scala
View File

@ -208,7 +208,7 @@ class CfuPlugin( val stageCount : Int,
latency = 0 latency = 0
) )
} else if(forkStage != joinStage && allowZeroLatency) { } else if(forkStage != joinStage && allowZeroLatency) {
bus.rsp.m2sPipe() bus.rsp.s2mPipe()
} else { } else {
bus.rsp.combStage() bus.rsp.combStage()
} }