Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix DataCache for config without invalidation

This commit is contained in:
Dolu1990 2020-04-07 20:05:24 +02:00
parent 0c8ea4a368
commit 9e1817a280
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -173,7 +173,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
def cmdBuf = optionPipe(dBusCmdSlavePipe, cache.io.mem.cmd)(_.s2mPipe()) def cmdBuf = optionPipe(dBusCmdSlavePipe, cache.io.mem.cmd)(_.s2mPipe())
dBus.cmd << optionPipe(dBusCmdMasterPipe, cmdBuf)(_.m2sPipe()) dBus.cmd << optionPipe(dBusCmdMasterPipe, cmdBuf)(_.m2sPipe())
cache.io.mem.rsp << optionPipe(dBusRspSlavePipe,dBus.rsp)(_.m2sPipe()) cache.io.mem.rsp << optionPipe(dBusRspSlavePipe,dBus.rsp)(_.m2sPipe())
cache.io.inv <> inv if(withInvalidate) cache.io.inv <> inv
pipeline plug new Area{ pipeline plug new Area{
//Memory bandwidth counter //Memory bandwidth counter