Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Readme add information about the Murax with a demo program in ROM

This commit is contained in:
Charles Papon 2017-08-04 00:17:29 +02:00
parent c033b32fc9
commit 9f65a21f3e
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md
View File

@ -251,7 +251,12 @@ You can find its implementation there : src/main/scala/vexriscv/demo/Murax.scala
To generate the Murax SoC Hardware : To generate the Murax SoC Hardware :
```sh ```sh
# To generate the SoC without any content in the ram
sbt "run-main vexriscv.demo.Murax" sbt "run-main vexriscv.demo.Murax"
# To generate the SoC with a demo program in the SoC
# Will blink led and echo UART RX to UART TX (in the verilator sim, type some text and press enter to send UART frames to the Murax RX pin)
sbt "run-main vexriscv.demo.MuraxWithRamInit"
``` ```
Then go in src/test/cpp/murax and run the simulation with : Then go in src/test/cpp/murax and run the simulation with :