Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Icestorm flow now use nextpnr

This commit is contained in:
Charles Papon 2019-04-24 12:32:24 +02:00
parent b654d824ad
commit a331f35724
1 changed files with 21 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
src/main/scala/spinal/lib/eda/icestorm/IcestormFlow.scala
View File

@ -43,14 +43,30 @@ object IcestormFlow {
def apply(workspacePath : String,toplevelPath : String,family : String,device : String, pack : String) : Report = { def apply(workspacePath : String,toplevelPath : String,family : String,device : String, pack : String) : Report = {
val projectName = toplevelPath.split("/").last.split("[.]").head val projectName = toplevelPath.split("/").last.split("[.]").head
//ifeq ($(NEXTPNR),yes)
//%.json: ${VERILOGS}
// rm -f ${TOPLEVEL}.v*.bin
// cp -f ${ROOT}/hardware/netlist/${TOPLEVEL}.v*.bin . | true
// yosys -p 'synth_ice40 -top $(TOPLEVEL) -json $@' $<
//
//%.asc: $(PIN_DEF) %.json constraint.py
// nextpnr-ice40 --$(DEVICE) --json $(TOPLEVEL).json --pcf $(PIN_DEF) --asc $(TOPLEVEL).asc --pre-pack constraint.py $(NEXTPNR_ARG)
//else
//%.blif: ${VERILOGS}
// rm -f ${TOPLEVEL}.v*.bin
// cp -f ${ROOT}/hardware/netlist/${TOPLEVEL}.v*.bin . | true
// yosys -p 'synth_ice40 -top ${TOPLEVEL} -blif $@' $<
//
//%.asc: $(PIN_DEF) %.blif
// arachne-pnr -d $(subst up,,$(subst hx,,$(subst lp,,$(DEVICE)))) -o $@ -p $^
//endif
val workspacePathFile = new File(workspacePath) val workspacePathFile = new File(workspacePath)
FileUtils.deleteDirectory(workspacePathFile) FileUtils.deleteDirectory(workspacePathFile)
workspacePathFile.mkdir() workspacePathFile.mkdir()
FileUtils.copyFileToDirectory(new File(toplevelPath), workspacePathFile) FileUtils.copyFileToDirectory(new File(toplevelPath), workspacePathFile)
doCmd(List("yosys", "-v3", "-p", s"synth_ice40 -top $projectName -blif ${projectName}.blif", s"$projectName.v" ), workspacePath) doCmd(List("yosys", "-v3", "-p", s"synth_ice40 -top $projectName -json ${projectName}.json", s"$projectName.v" ), workspacePath)
val arachne = doCmd(List("arachne-pnr", "-d", device.replace("hx","").replace("up",""), "--max-passes", "600", "-P", pack, s"$projectName.blif" ,"-o", s"$projectName.asc"), workspacePath) val arachne = doCmd(List("nextpnr-ice40", s"--$device", "--json", s"${projectName}.json","--asc", s"$projectName.asc"), workspacePath)
doCmd(List("icepack", s"$projectName.asc", s"$projectName.bin"), workspacePath) doCmd(List("icepack", s"$projectName.asc", s"$projectName.bin"), workspacePath)
val icetime = doCmd(List("icetime", "-tmd", device, s"${projectName}.asc"), workspacePath) val icetime = doCmd(List("icetime", "-tmd", device, s"${projectName}.asc"), workspacePath)
new Report{ new Report{
@ -65,7 +81,7 @@ object IcestormFlow {
} }
override def getArea() = { override def getArea() = {
try { try {
intFind.findFirstIn("LCs[^\\n]*\\/".r.findFirstIn(arachne).get).get.toString() + " LC" intFind.findFirstIn("ICESTORM_LC\\:[^\\n]*\\/".r.findFirstIn(arachne).get).get.toString() + " LC"
} catch { } catch {
case e : Throwable => "error" case e : Throwable => "error"
} }
@ -151,7 +167,7 @@ object IcestormFlow {
// } // }
SpinalVerilog(StreamFifo(Bits(8 bits), 64)) SpinalVerilog(StreamFifo(Bits(8 bits), 64))
val report = IcestormFlow( val report = IcestormFlow(
workspacePath="/home/spinalvm/tmp", workspacePath="/media/miaou/HD/linux/tmp",
toplevelPath="StreamFifo.v", toplevelPath="StreamFifo.v",
family="iCE40", family="iCE40",
device="up5k", device="up5k",