Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

pmp perm: revert to mux for priority

Browse source
This commit is contained in:
occheung 2021-10-19 11:40:39 +08:00
parent df03c99ab2
commit a3807660e3
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/PmpPlugin.scala
View file

@ -259,7 +259,7 @@ class PmpPlugin(regions : Int, granularity : Int, ioRange : UInt => Bool) extend
}
def getPermission(hits : IndexedSeq[Bool], bit : Int) = {
(hits zip state.pmpcfg).map({ case (i, cfg) => i & cfg(bit) }).orR
MuxOH(OHMasking.first(hits), state.pmpcfg.map(_(bit)))
}
val dGuard = new Area {