Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix weird regression testbench memory bug

This commit is contained in:
Dolu1990 2020-04-06 21:42:44 +02:00
parent a107e45116
commit a52b833727
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/cpp/regression/main.cpp
View File

@ -1782,7 +1782,7 @@ public:
virtual void dutPutChar(char c){
if(*hit == c) hit++; else hit = target;
if(*hit == NULL) {
if(*hit == 0) {
cout << endl << "T=" << i <<endl;
cout << endl;
pass();
@ -2338,6 +2338,7 @@ public:
Workspace *ws;
VVexRiscv* top;
DBusCachedTask rsp;
DBusCached(Workspace* ws){
this->ws = ws;
@ -2370,7 +2371,6 @@ public:
#endif
} else {
for(int beat = 0;beat <= top->dBus_cmd_payload_length;beat++){
DBusCachedTask rsp;
ws->dBusAccess(top->dBus_cmd_payload_address + beat * 4,0,2,0,&rsp.data,&rsp.error);
rsp.last = beat == top->dBus_cmd_payload_length;
#ifdef SMP

2
src/test/scala/vexriscv/TestIndividualFeatures.scala
View File

@ -716,7 +716,7 @@ class TestIndividualFeatures extends MultithreadedFunSuite {
//Test RTL
val debug = true
val stdCmd = (s"make run REGRESSION_PATH=../../src/test/cpp/regression VEXRISCV_FILE=VexRiscv.v WITH_USER_IO=no REDO=10 TRACE=${if(debug) "yes" else "no"} TRACE_START=1000000000ll FLOW_INFO=no STOP_ON_ERROR=no DHRYSTONE=yes COREMARK=${coremarkRegression} THREAD_COUNT=1 ") + s" SEED=${testSeed} "
val stdCmd = (s"make run REGRESSION_PATH=../../src/test/cpp/regression VEXRISCV_FILE=VexRiscv.v WITH_USER_IO=no REDO=10 TRACE=${if(debug) "yes" else "no"} TRACE_START=100000000000ll FLOW_INFO=no STOP_ON_ERROR=no DHRYSTONE=yes COREMARK=${coremarkRegression} THREAD_COUNT=1 ") + s" SEED=${testSeed} "
val testCmd = stdCmd + (positionsToApply).map(_.testParam).mkString(" ")
println(testCmd)
val str = doCmd(testCmd)