Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

muldiviterative: fix build for short pipelines 

Signed-off-by: Sean Cross <sean@xobs.io>
This commit is contained in:
Sean Cross 2019-09-20 08:36:01 +08:00
parent fdc95debef
commit b8b053e706
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/vexriscv/plugin/MulDivIterativePlugin.scala
View File

@ -69,8 +69,9 @@ class MulDivIterativePlugin(genMul : Boolean = true,
import pipeline.config._ import pipeline.config._
if(!genMul && !genDiv) return if(!genMul && !genDiv) return
memory plug new Area { val flushStage = if(memory != null) memory else execute
import memory._ flushStage plug new Area {
import flushStage._
//Shared ressources //Shared ressources
val rs1 = Reg(UInt(33 bits)) val rs1 = Reg(UInt(33 bits))