Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Vfu typo

This commit is contained in:
Dolu1990 2021-07-26 15:27:20 +02:00
parent b717f228d6
commit ba8f5f966a
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/VfuPlugin.scala
View File

@ -70,6 +70,7 @@ class VfuPlugin(val stageCount : Int,
decoderService.add( decoderService.add(
key = M"-------------------------0001011", key = M"-------------------------0001011",
values = List( values = List(
VFU_ENABLE -> True,
REGFILE_WRITE_VALID -> True, //If you want to write something back into the integer register file REGFILE_WRITE_VALID -> True, //If you want to write something back into the integer register file
BYPASSABLE_EXECUTE_STAGE -> Bool(stageCount == 0), BYPASSABLE_EXECUTE_STAGE -> Bool(stageCount == 0),
BYPASSABLE_MEMORY_STAGE -> Bool(stageCount <= 1), BYPASSABLE_MEMORY_STAGE -> Bool(stageCount <= 1),