Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

More assertion (csrPlugin)

This commit is contained in:
Dolu1990 2018-05-14 10:13:44 +02:00
parent 9caa7163ae
commit c0271d382f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/vexriscv/plugin/Fetcher.scala
View File

@ -8,7 +8,6 @@ import StreamVexPimper._
import scala.collection.mutable.ArrayBuffer import scala.collection.mutable.ArrayBuffer
abstract class IBusFetcherImpl(val catchAccessFault : Boolean, abstract class IBusFetcherImpl(val catchAccessFault : Boolean,
val resetVector : BigInt, val resetVector : BigInt,
val keepPcPlus4 : Boolean, val keepPcPlus4 : Boolean,
@ -19,11 +18,12 @@ abstract class IBusFetcherImpl(val catchAccessFault : Boolean,
val relaxedPcCalculation : Boolean, val relaxedPcCalculation : Boolean,
val prediction : BranchPrediction, val prediction : BranchPrediction,
val catchAddressMisaligned : Boolean, val catchAddressMisaligned : Boolean,
injectorStage : Boolean) extends Plugin[VexRiscv] with JumpService with IBusFetcher{ val injectorStage : Boolean) extends Plugin[VexRiscv] with JumpService with IBusFetcher{
var prefetchExceptionPort : Flow[ExceptionCause] = null var prefetchExceptionPort : Flow[ExceptionCause] = null
var decodePrediction : DecodePredictionBus = null var decodePrediction : DecodePredictionBus = null
assert(cmdToRspStageCount >= 1) assert(cmdToRspStageCount >= 1)
assert(!(cmdToRspStageCount == 1 && !injectorStage))
assert(!(compressedGen && !decodePcGen)) assert(!(compressedGen && !decodePcGen))
var fetcherHalt : Bool = null var fetcherHalt : Bool = null
lazy val decodeNextPcValid = Bool //TODO remove me ? lazy val decodeNextPcValid = Bool //TODO remove me ?