Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix DebugPlugin.fromBmb

This commit is contained in:
Dolu1990 2020-06-19 15:57:21 +02:00
parent 490c1f6b02
commit c18bc12cb2
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/DebugPlugin.scala
View File

@ -106,6 +106,7 @@ case class DebugExtensionBus() extends Bundle with IMasterSlave{
bus.rsp.valid := RegNext(cmd.fire) init(False) bus.rsp.valid := RegNext(cmd.fire) init(False)
bus.rsp.data := rsp.data bus.rsp.data := rsp.data
bus.rsp.last := True bus.rsp.last := True
bus.rsp.setSuccess()
bus bus
} }