Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

VexRiscvSmpLitex --in-order-decoder --wishbone-memory added

This commit is contained in:
Dolu1990 2021-01-23 17:48:34 +01:00
parent bcd140fc42
commit ce143e06f2
2 changed files with 59 additions and 44 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View File

@ -22,7 +22,7 @@ import scala.collection.mutable
import scala.collection.mutable.ArrayBuffer import scala.collection.mutable.ArrayBuffer
import spinal.lib.generator._ import spinal.lib.generator._
case class VexRiscvSmpClusterParameter(cpuConfigs : Seq[VexRiscvConfig], withExclusiveAndInvalidation : Boolean) case class VexRiscvSmpClusterParameter(cpuConfigs : Seq[VexRiscvConfig], withExclusiveAndInvalidation : Boolean, forcePeripheralWidth : Boolean = true, outOfOrderDecoder : Boolean = true)
class VexRiscvSmpClusterBase(p : VexRiscvSmpClusterParameter) extends Generator{ class VexRiscvSmpClusterBase(p : VexRiscvSmpClusterParameter) extends Generator{
val cpuCount = p.cpuConfigs.size val cpuCount = p.cpuConfigs.size
@ -54,7 +54,7 @@ class VexRiscvSmpClusterBase(p : VexRiscvSmpClusterParameter) extends Generator{
val invalidationMonitor = BmbInvalidateMonitorGenerator() val invalidationMonitor = BmbInvalidateMonitorGenerator()
interconnect.addConnection(exclusiveMonitor.output, invalidationMonitor.input) interconnect.addConnection(exclusiveMonitor.output, invalidationMonitor.input)
interconnect.addConnection(invalidationMonitor.output, dBusNonCoherent.bmb) interconnect.addConnection(invalidationMonitor.output, dBusNonCoherent.bmb)
interconnect.masters(invalidationMonitor.output).withOutOfOrderDecoder() if(p.outOfOrderDecoder) interconnect.masters(invalidationMonitor.output).withOutOfOrderDecoder()
} }
val noSmp = !p.withExclusiveAndInvalidation generate new Area{ val noSmp = !p.withExclusiveAndInvalidation generate new Area{
@ -80,7 +80,7 @@ class VexRiscvSmpClusterBase(p : VexRiscvSmpClusterParameter) extends Generator{
class VexRiscvSmpClusterWithPeripherals(p : VexRiscvSmpClusterParameter) extends VexRiscvSmpClusterBase(p) { class VexRiscvSmpClusterWithPeripherals(p : VexRiscvSmpClusterParameter) extends VexRiscvSmpClusterBase(p) {
val peripheralBridge = BmbToWishboneGenerator(DefaultMapping) val peripheralBridge = BmbToWishboneGenerator(DefaultMapping)
val peripheral = peripheralBridge.produceIo(peripheralBridge.logic.io.output) val peripheral = peripheralBridge.produceIo(peripheralBridge.logic.io.output)
interconnect.slaves(peripheralBridge.bmb).forceAccessSourceDataWidth(32) if(p.forcePeripheralWidth) interconnect.slaves(peripheralBridge.bmb).forceAccessSourceDataWidth(32)
val plic = BmbPlicGenerator()(interconnect = null) val plic = BmbPlicGenerator()(interconnect = null)
plic.priorityWidth.load(2) plic.priorityWidth.load(2)

93
src/main/scala/vexriscv/demo/smp/VexRiscvSmpLitexCluster.scala
View File

@ -12,24 +12,31 @@ import vexriscv.plugin.{AesPlugin, DBusCachedPlugin}
case class VexRiscvLitexSmpClusterParameter( cluster : VexRiscvSmpClusterParameter, case class VexRiscvLitexSmpClusterParameter( cluster : VexRiscvSmpClusterParameter,
liteDram : LiteDramNativeParameter, liteDram : LiteDramNativeParameter,
liteDramMapping : AddressMapping, liteDramMapping : AddressMapping,
coherentDma : Boolean) coherentDma : Boolean,
wishboneMemory : Boolean)
class VexRiscvLitexSmpCluster(p : VexRiscvLitexSmpClusterParameter) extends VexRiscvSmpClusterWithPeripherals(p.cluster) { class VexRiscvLitexSmpCluster(p : VexRiscvLitexSmpClusterParameter) extends VexRiscvSmpClusterWithPeripherals(p.cluster) {
val iArbiter = BmbBridgeGenerator() val iArbiter = BmbBridgeGenerator()
val iBridge = BmbToLiteDramGenerator(p.liteDramMapping) val iBridge = !p.wishboneMemory generate BmbToLiteDramGenerator(p.liteDramMapping)
val dBridge = BmbToLiteDramGenerator(p.liteDramMapping) val dBridge = !p.wishboneMemory generate BmbToLiteDramGenerator(p.liteDramMapping)
for(core <- cores) interconnect.addConnection(core.cpu.iBus -> List(iArbiter.bmb)) for(core <- cores) interconnect.addConnection(core.cpu.iBus -> List(iArbiter.bmb))
!p.wishboneMemory generate interconnect.addConnection(
iArbiter.bmb -> List(iBridge.bmb),
dBusNonCoherent.bmb -> List(dBridge.bmb)
)
interconnect.addConnection( interconnect.addConnection(
iArbiter.bmb -> List(iBridge.bmb, peripheralBridge.bmb), iArbiter.bmb -> List(peripheralBridge.bmb),
dBusNonCoherent.bmb -> List(dBridge.bmb, peripheralBridge.bmb) dBusNonCoherent.bmb -> List(peripheralBridge.bmb)
) )
if(p.cluster.withExclusiveAndInvalidation) interconnect.masters(dBusNonCoherent.bmb).withOutOfOrderDecoder() if(p.cluster.withExclusiveAndInvalidation) interconnect.masters(dBusNonCoherent.bmb).withOutOfOrderDecoder()
if(!p.wishboneMemory) {
dBridge.liteDramParameter.load(p.liteDram) dBridge.liteDramParameter.load(p.liteDram)
iBridge.liteDramParameter.load(p.liteDram) iBridge.liteDramParameter.load(p.liteDram)
}
// Coherent DMA interface // Coherent DMA interface
val dma = p.coherentDma generate new Area { val dma = p.coherentDma generate new Area {
@ -52,7 +59,7 @@ class VexRiscvLitexSmpCluster(p : VexRiscvLitexSmpClusterParameter) extends VexR
interconnect.setPipelining(iArbiter.bmb)(cmdHalfRate = true, rspValid = true) interconnect.setPipelining(iArbiter.bmb)(cmdHalfRate = true, rspValid = true)
} }
interconnect.setPipelining(dBusNonCoherent.bmb)(cmdValid = true, cmdReady = true, rspValid = true) interconnect.setPipelining(dBusNonCoherent.bmb)(cmdValid = true, cmdReady = true, rspValid = true)
interconnect.setPipelining(peripheralBridge.bmb)(cmdHalfRate = true, rspValid = true) interconnect.setPipelining(peripheralBridge.bmb)(cmdHalfRate = !p.wishboneMemory, cmdValid = p.wishboneMemory, cmdReady = p.wishboneMemory, rspValid = true)
} }
@ -66,6 +73,8 @@ object VexRiscvLitexSmpClusterCmdGen extends App {
var dCacheWays = 2 var dCacheWays = 2
var liteDramWidth = 128 var liteDramWidth = 128
var coherentDma = false var coherentDma = false
var wishboneMemory = false
var outOfOrderDecoder = true
var aesInstruction = false var aesInstruction = false
var netlistDirectory = "." var netlistDirectory = "."
var netlistName = "VexRiscvLitexSmpCluster" var netlistName = "VexRiscvLitexSmpCluster"
@ -83,6 +92,8 @@ object VexRiscvLitexSmpClusterCmdGen extends App {
opt[String]("netlist-directory") action { (v, c) => netlistDirectory = v } opt[String]("netlist-directory") action { (v, c) => netlistDirectory = v }
opt[String]("netlist-name") action { (v, c) => netlistName = v } opt[String]("netlist-name") action { (v, c) => netlistName = v }
opt[String]("aes-instruction") action { (v, c) => aesInstruction = v.toBoolean } opt[String]("aes-instruction") action { (v, c) => aesInstruction = v.toBoolean }
opt[Unit]("in-order-decoder") action { (v, c) => outOfOrderDecoder = false }
opt[Unit]("wishbone-memory") action { (v, c) => wishboneMemory = true }
}.parse(args)) }.parse(args))
val coherency = coherentDma || cpuCount > 1 val coherency = coherentDma || cpuCount > 1
@ -104,11 +115,14 @@ object VexRiscvLitexSmpClusterCmdGen extends App {
if(aesInstruction) c.add(new AesPlugin) if(aesInstruction) c.add(new AesPlugin)
c c
}}, }},
withExclusiveAndInvalidation = coherency withExclusiveAndInvalidation = coherency,
forcePeripheralWidth = !wishboneMemory,
outOfOrderDecoder = outOfOrderDecoder
), ),
liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = liteDramWidth), liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = liteDramWidth),
liteDramMapping = SizeMapping(0x40000000l, 0x40000000l), liteDramMapping = SizeMapping(0x40000000l, 0x40000000l),
coherentDma = coherentDma coherentDma = coherentDma,
wishboneMemory = wishboneMemory
) )
def dutGen = { def dutGen = {
@ -124,36 +138,36 @@ object VexRiscvLitexSmpClusterCmdGen extends App {
} }
object VexRiscvLitexSmpClusterGen extends App { //object VexRiscvLitexSmpClusterGen extends App {
for(cpuCount <- List(1,2,4,8)) { // for(cpuCount <- List(1,2,4,8)) {
def parameter = VexRiscvLitexSmpClusterParameter( // def parameter = VexRiscvLitexSmpClusterParameter(
cluster = VexRiscvSmpClusterParameter( // cluster = VexRiscvSmpClusterParameter(
cpuConfigs = List.tabulate(cpuCount) { hartId => // cpuConfigs = List.tabulate(cpuCount) { hartId =>
vexRiscvConfig( // vexRiscvConfig(
hartId = hartId, // hartId = hartId,
ioRange = address => address.msb, // ioRange = address => address.msb,
resetVector = 0 // resetVector = 0
) // )
}, // },
withExclusiveAndInvalidation = true // withExclusiveAndInvalidation = true
), // ),
liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = 128), // liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = 128),
liteDramMapping = SizeMapping(0x40000000l, 0x40000000l), // liteDramMapping = SizeMapping(0x40000000l, 0x40000000l),
coherentDma = false // coherentDma = false
) // )
//
def dutGen = { // def dutGen = {
val toplevel = new VexRiscvLitexSmpCluster( // val toplevel = new VexRiscvLitexSmpCluster(
p = parameter // p = parameter
).toComponent() // ).toComponent()
toplevel // toplevel
} // }
//
val genConfig = SpinalConfig().addStandardMemBlackboxing(blackboxByteEnables) // val genConfig = SpinalConfig().addStandardMemBlackboxing(blackboxByteEnables)
// genConfig.generateVerilog(Bench.compressIo(dutGen)) // // genConfig.generateVerilog(Bench.compressIo(dutGen))
genConfig.generateVerilog(dutGen.setDefinitionName(s"VexRiscvLitexSmpCluster_${cpuCount}c")) // genConfig.generateVerilog(dutGen.setDefinitionName(s"VexRiscvLitexSmpCluster_${cpuCount}c"))
} // }
} //}
////addAttribute("""mark_debug = "true"""") ////addAttribute("""mark_debug = "true"""")
object VexRiscvLitexSmpClusterOpenSbi extends App{ object VexRiscvLitexSmpClusterOpenSbi extends App{
@ -178,7 +192,8 @@ object VexRiscvLitexSmpClusterOpenSbi extends App{
), ),
liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = 128), liteDram = LiteDramNativeParameter(addressWidth = 32, dataWidth = 128),
liteDramMapping = SizeMapping(0x80000000l, 0x70000000l), liteDramMapping = SizeMapping(0x80000000l, 0x70000000l),
coherentDma = false coherentDma = false,
wishboneMemory = false
) )
def dutGen = { def dutGen = {