Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Debugging Murax SoC without using Jtag Adapter

Browse source
This commit is contained in:
Pradeep2004 2021-04-30 22:55:18 +02:00 committed by GitHub
parent d72e9fad3f
commit d4ab5e971b
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
doc/nativeJtag/Readme Normal file
View file

@ -0,0 +1 @@