Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix datacache initial flush

This commit is contained in:
Dolu1990 2023-02-23 14:42:21 +01:00
parent c5689e512c
commit d7e9c726c3
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/vexriscv/ip/DataCache.scala
View File

@ -855,7 +855,7 @@ class DataCache(val p : DataCacheConfig, mmuParameter : MemoryTranslatorBusParam
io.cpu.execute.haltIt := True io.cpu.execute.haltIt := True
when(!hold) { when(!hold) {
counter := counter + 1 counter := counter + 1
when(io.cpu.flush.singleLine){ when(io.cpu.flush.valid && io.cpu.flush.singleLine){
counter.msb := True counter.msb := True
} }
} }
@ -869,7 +869,7 @@ class DataCache(val p : DataCacheConfig, mmuParameter : MemoryTranslatorBusParam
when(start){ when(start){
waitDone := True waitDone := True
counter := 0 counter := 0
when(io.cpu.flush.singleLine){ when(io.cpu.flush.valid && io.cpu.flush.singleLine){
counter := U"0" @@ io.cpu.flush.lineId counter := U"0" @@ io.cpu.flush.lineId
} }
} }