Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

undo InOutWrapper from Murax

Browse source
This commit is contained in:
Dolu1990 2018-03-14 00:47:23 +01:00
parent 2f8f4d5444
commit d9b7426cde
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/Murax.scala
View file

@ -291,7 +291,7 @@ case class Murax(config : MuraxConfig) extends Component{
object Murax{
def main(args: Array[String]) {
SpinalVerilog(InOutWrapper(Murax(MuraxConfig.default)))
SpinalVerilog(Murax(MuraxConfig.default))
}
}