Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

revert RVC from murax

This commit is contained in:
Dolu1990 2018-08-17 23:12:45 +02:00
parent f8c8643aa5
commit dca1e5f438
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/Murax.scala
View File

@ -57,7 +57,7 @@ object MuraxConfig{
relaxedPcCalculation = true, relaxedPcCalculation = true,
prediction = NONE, prediction = NONE,
catchAccessFault = false, catchAccessFault = false,
compressedGen = true compressedGen = false
), ),
new DBusSimplePlugin( new DBusSimplePlugin(
catchAddressMisaligned = false, catchAddressMisaligned = false,