Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

wip

Browse source
This commit is contained in:
Dolu1990 2018-06-20 12:35:12 +02:00
parent 8886f7e6d4
commit dd47db9ad0
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View file

@ -497,6 +497,7 @@ class CsrPlugin(config : CsrPluginConfig) extends Plugin[VexRiscv] with Exceptio
when(exception || (interrupt && pipelineLiberator.done)){
jumpInterface.valid := True
jumpInterface.payload := mtvec
memory.arbitration.flushAll := True //Mouai
mstatus.MIE := False
mstatus.MPIE := mstatus.MIE
mstatus.MPP := privilege