Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removing D$ reports

This commit is contained in:
Charles Papon 2019-04-03 14:47:00 +02:00
parent 3f7a859e07
commit de1c9c6fea
1 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -119,25 +119,25 @@ class DBusCachedPlugin(config : DataCacheConfig,
if(pipeline.serviceExist(classOf[PrivilegeService])) if(pipeline.serviceExist(classOf[PrivilegeService]))
privilegeService = pipeline.service(classOf[PrivilegeService]) privilegeService = pipeline.service(classOf[PrivilegeService])
if(pipeline.serviceExist(classOf[ReportService])){ // if(pipeline.serviceExist(classOf[ReportService])){
val report = pipeline.service(classOf[ReportService]) // val report = pipeline.service(classOf[ReportService])
report.add("dBus" -> { // report.add("dBus" -> {
val e = new BusReport() // val e = new BusReport()
val c = new CacheReport() // val c = new CacheReport()
e.kind = "cached" // e.kind = "cached"
e.flushInstructions.add(0x13 | (1 << 7)) ////ADDI x1, x0, 0 // e.flushInstructions.add(0x13 | (1 << 7)) ////ADDI x1, x0, 0
for(idx <- 0 until cacheSize by bytePerLine){ // for(idx <- 0 until cacheSize by bytePerLine){
e.flushInstructions.add(0x7000500F + (1 << 15)) //Clean invalid data cache way x1 // e.flushInstructions.add(0x7000500F + (1 << 15)) //Clean invalid data cache way x1
e.flushInstructions.add(0x13 + (1 << 7) + (1 << 15) + (bytePerLine << 20)) //ADDI x1, x1, 32 // e.flushInstructions.add(0x13 + (1 << 7) + (1 << 15) + (bytePerLine << 20)) //ADDI x1, x1, 32
} // }
//
e.info = c // e.info = c
c.size = cacheSize // c.size = cacheSize
c.bytePerLine = bytePerLine // c.bytePerLine = bytePerLine
//
e // e
}) // })
} // }
} }
override def build(pipeline: VexRiscv): Unit = { override def build(pipeline: VexRiscv): Unit = {