Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CsrPluginConfig more var

This commit is contained in:
Dolu1990 2023-03-29 11:10:45 +02:00
parent a33380894c
commit e357420d11
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View File

@ -39,10 +39,10 @@ object CsrAccess {
case class ExceptionPortInfo(port : Flow[ExceptionCause],stage : Stage, priority : Int, codeWidth : Int) case class ExceptionPortInfo(port : Flow[ExceptionCause],stage : Stage, priority : Int, codeWidth : Int)
case class CsrPluginConfig( case class CsrPluginConfig(
catchIllegalAccess : Boolean, catchIllegalAccess : Boolean,
mvendorid : BigInt, var mvendorid : BigInt,
marchid : BigInt, var marchid : BigInt,
mimpid : BigInt, var mimpid : BigInt,
mhartid : BigInt, var mhartid : BigInt,
misaExtensionsInit : Int, misaExtensionsInit : Int,
misaAccess : CsrAccess, misaAccess : CsrAccess,
mtvecAccess : CsrAccess, mtvecAccess : CsrAccess,