Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #243 from andreasWallner/fix_gen_simd_add_resetvector

Browse source 
Fix reset vector of GenCustomSimdAdd
This commit is contained in:
Dolu1990 2022-04-04 10:16:50 +02:00 committed by GitHub
commit e6c21996a4
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/GenCustomSimdAdd.scala
View file

@ -13,7 +13,7 @@ object GenCustomSimdAdd extends App{
plugins = List(
new SimdAddPlugin,
new IBusSimplePlugin(
resetVector = 0x00000000l,
resetVector = 0x80000000l,
cmdForkOnSecondStage = false,
cmdForkPersistence = false,
prediction = NONE,

4
src/test/cpp/custom/simd_add/src/ld
View file

@ -1,13 +1,11 @@
OUTPUT_ARCH( "riscv" )
MEMORY {
onChipRam (W!RX)/*(RX)*/ : ORIGIN = 0x00000000, LENGTH = 8K
onChipRam (W!RX)/*(RX)*/ : ORIGIN = 0x80000000, LENGTH = 8K
}
SECTIONS
{
. = 0x000;
.crt_section :
{
. = ALIGN(4);