Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

clearning

Browse source
This commit is contained in:
Dolu1990 2019-03-20 01:16:39 +01:00
parent 3a38fe4130
commit ee402ec5dc
1 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/test/cpp/raw/mmu/src/crt.S
View file

@ -20,10 +20,11 @@ _start:
csrw mtvec, x1
csrw stvec, x1
//Test 1 SC on unreserved area should fail and not write memory
//Test 1
li x28, 1
//Test 2
li x28, 2
j pass