Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

clearning

This commit is contained in:
Dolu1990 2019-03-20 01:16:39 +01:00
parent 3a38fe4130
commit ee402ec5dc
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/test/cpp/raw/mmu/src/crt.S
View File

@ -20,10 +20,11 @@ _start:
csrw mtvec, x1 csrw mtvec, x1
csrw stvec, x1 csrw stvec, x1
//Test 1 SC on unreserved area should fail and not write memory //Test 1
li x28, 1 li x28, 1
//Test 2
li x28, 2
j pass j pass