Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

fetcher force PC LSB to be zero

Browse source
This commit is contained in:
Dolu1990 2018-10-12 12:02:52 +02:00
parent 0b8f6f6ed4
commit eea92154ae
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/main/scala/vexriscv/plugin/Fetcher.scala
View file

@ -155,9 +155,12 @@ abstract class IBusFetcherImpl(val catchAccessFault : Boolean,
pcReg := pc
}
pc(0) := False
if(!pipeline(RVC_GEN)) pc(1) := False
preOutput.valid := RegNext(True) init (False)
preOutput.payload := pc
}
val decodePc = ifGen(decodePcGen)(new Area {