fetcher force PC LSB to be zero
This commit is contained in:
parent
0b8f6f6ed4
commit
eea92154ae
|
@ -155,9 +155,12 @@ abstract class IBusFetcherImpl(val catchAccessFault : Boolean,
|
||||||
pcReg := pc
|
pcReg := pc
|
||||||
}
|
}
|
||||||
|
|
||||||
|
pc(0) := False
|
||||||
|
if(!pipeline(RVC_GEN)) pc(1) := False
|
||||||
|
|
||||||
preOutput.valid := RegNext(True) init (False)
|
preOutput.valid := RegNext(True) init (False)
|
||||||
preOutput.payload := pc
|
preOutput.payload := pc
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
val decodePc = ifGen(decodePcGen)(new Area {
|
val decodePc = ifGen(decodePcGen)(new Area {
|
||||||
|
|
Loading…
Reference in New Issue