Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

update SMP line size to 64 bytes

Browse source
This commit is contained in:
Dolu1990 2020-05-02 23:44:27 +02:00
parent 09ac23b78f
commit f0745eb0d9
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/smp/VexRiscvSmpCluster.scala
View file

@ -178,7 +178,7 @@ object VexRiscvSmpClusterGen {
relaxedMemoryTranslationRegister = true,
config = new DataCacheConfig(
cacheSize = 4096*1,
bytePerLine = 32,
bytePerLine = 64,
wayCount = 1,
addressWidth = 32,
cpuDataWidth = 32,