Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

fix readme toc

Browse source
This commit is contained in:
Dolu1990 2018-03-10 13:04:48 +01:00
parent 578e54376a
commit f133e69fed
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
README.md
View file

@ -34,7 +34,7 @@
+ [DBusCachedPlugin](#dbuscachedplugin)
+ [MulPlugin](#mulplugin)
+ [DivPlugin](#divplugin)
+ [MulDivIterativePlugin](#MulDivIterativePlugin)
+ [MulDivIterativePlugin](#muldiviterativeplugin)
+ [CsrPlugin](#csrplugin)
+ [StaticMemoryTranslatorPlugin](#staticmemorytranslatorplugin)
+ [MemoryTranslatorPlugin](#memorytranslatorplugin)